A VLSI Implementation of an Analog Neural Network Suited for Genetic Algorithms
نویسندگان
چکیده
The usefulness of an artificial analog neural network is closely bound to its trainability. This paper introduces a new analog neural network architecture using weights determined by a genetic algorithm. The first VLSI implementation presented in this paper achieves 200 giga connections per second with 4096 synapses on less than 1 mm silicon area. Since the training can be done at the full speed of the network, several hundred individuals per second can be tested by the genetic algorithm. This makes it feasible to tackle problems that require large multi-layered networks.
منابع مشابه
Weight Perturbation: An Optimal Architecture and Learning Technique for Analog VLSI Feedforward and Recurrent Multilayer Networks
Previous work on analog VLSI implementation of multilayer perceptrons with on-chip learning has mainly targeted the implementation of algorithms such as back-propagation. Although back-propagation is efficient, its implementation in analog VLSI requires excessive computational hardware. It is shown that using gradient descent with direct approximation of the gradient instead of back-propagation...
متن کاملEdge of Chaos Computation in Mixed-Mode VLSI - A Hard Liquid
Computation without stable states is a computing paradigm different from Turing’s and has been demonstrated for various types of simulated neural networks. This publication transfers this to a hardware implemented neural network. Results of a software implementation are reproduced showing that the performance peaks when the network exhibits dynamics at the edge of chaos. The liquid computing ap...
متن کاملHardware Implementation of a Unified Framework for Connectionist Models
A novel approach and trend on VLSI implementation of a unified framework for hardware supporting of connectionist algorithms is presented in this work. An analog hybrid neural network implemented in VLSI hardware is designed, fabricated, and tested for this purpose.
متن کاملVLSI design for analog neural computation
information into the cell body, and transmit the output electrical signals through the axon. The paper describes a VLSI design methodology for the implementation of analog artificial neural networks. Analog VLSI circuit techniques offers area-efficient implementation of the functions required in a neural network such as multiplication, summation and Sigmoid transfer function. However, the analo...
متن کاملDesign and Non-linear Modelling of CMOS Multipliers for Analog VLSI Implementation of Neural Algorithms
The analog VLSI implementation looks an attractive way for implementing Artiicial Neural Networks; in fact, it gives small area, low power consumption and compact design of neural computational primitive circuits. On the other hand, major drawbacks result to be the low computational accuracy and the non-linear behaviour of analog circuits. In this paper, we present the design and the detailed b...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2001